Abstract
Introduction
A timing failures occurs when the delay of a manufactured circuit is different from the designed delay. As of today, most studies of testing timing failures concentrate on the detection of delay faults [Lin 87, Natarajan 99, Krstie 99, Tragoudas 99] . A circuit has a delay fault if there is a timing failure that makes the circuit fail to work at the designed speed but to be functional at a slower speed [Franco 91, Lesser 80, Shedletsky 78, Smith 85] . Although timing failures may be detected by delay fault testing, the success of detection really depends on the magnitude of the excess delays caused by timing failures. If the magnitude of the excess delay is less than the slack of the paths in which the timing failure occurs, the timing failure will not be detected by delay tests.
Chang and McCluskey showed that very-low-voltage testing (VLV testing) can enhance the magnitude of the excess delays caused by delay defects and thus improve their detectability [Chang 96] . Table 1 lists the causes of delay defects and the corresponding effectiveness of VLV testing. As listed in table 1, VLV testing is effective in detecting most delay defects except high resistance interconnects. High resistance interconnect can occur at global interconnect (metals), local interconnect (polysilicon), and vias/contacts. In a future technology with many metal layers, a signal can propagate through many contacts, polysilicon, vias, and metal layers before reaching the receiving ends. Variations of the resistance in the signal path can have a significant impact on the timing of the path. Therefore, it is necessary to find cost-effective ways to detect high resistance interconnects to eliminate potential timing failures. ( via, polysilicon, metal) No
In this paper, we report a low temperature screening technique to screen out silicide open defects, a major class of high resistance interconnects. In today's technology, a silicide thin film is deposited on top of the polysilicon as a shunt layer to reduce the effective resistance of the polysilicon. At a lower temperature, the resistance of the polysilicon with silicide open increases. Therefore, silicide open are more detectable at low temperature because the excess delay caused by silicide open become more significant. Experimental results will be presented to validate the effectiveness of the low temperature screening technique.
This paper is organized as follows. Section 2 describes the silicide open failure mechanism and explains how its resistance changes with temperature. Section 3 describes the experiment setup and presents the experiment results. Section 4 concludes the paper.
Silicide Opens

Polysilicon and Silicide
Polycrystalline silicon (polysilicon) is used for both the gate electrodes and local interconnects in CMOS technology. Its good thermal stability, good interface to silicon dioxide, good conformality and ease of deposition and processing has made it a mainstay of silicon technology. However, as the circuits got faster, the sheet resistivity of polysilicon starts to limit the overall speed of the circuits. For a 0.5m thick polysilicon, the sheet resistance is about 10 /square compared to 0.05 /square for Al of the same thickness [Plummer 98]. To reduce this problem, silicide is used in shunt with polysilicon to reduce the equivalent resistance.
Silicide is formed by depositing metal onto the polysilicon.
The wafer is then annealed at high temperature and the silicide forming reaction occurs wherever the polysilicon and metal are in contact. There have been several silicide materials used in silicon technology, including WSi 2 , TaSi 2 , TiSi 2 and CoSi 2 . Among the materials, TiSi 2 is the most popular due to its ability to adhere well to most other materials and its low resistivity. Typical sheet resistance of TiSi 2 is about 1.2 /square, which is about ten times less than that of polysilicon. The equivalence resistance of a polysilicon with shunt TiSi 2 is thus about 10 times lower than that of a polysilicon.
In this paper, we will focus on the open defect occurs on TiSi 2 because it is the silicide used in For the rest of this paper, we will use silicide to denote TiSi 2
TiSi 2 Failure Mechanism: Agglomeration
TiSi 2 is formed by depositing Ti over the polysilicon, followed by a two-step anneal. The first anneal is performed at about 600 o C for 15-60 seconds. Any unreacted Ti is then selectively etched off. After the first anneal, TiSi 2 is in a metastable, "C49", phase, which has a higher resistivity of 60-70 -cm. A 800 o C second anneal for 30-60 seconds is required to transform TiSi 2 to the equilibrum, "C54", phase, which has a lower resistivity of 13-20 -cm [Plummer 98].. The higher temperature and longer time for the second anneal can lead to agglomeration inside the silicide. If agglomeration occurs, the grain boundaries inside silicide will separate and the silicide will become totally or only partially disconnected. As a result, an open defect occurs. Figure 1 shows a TEM image of a TiSi 2 open over polysilicon.
In addition to the temperature and time of the second anneal, the occurance of agglomeration also depends on the dimension of silicide. The anneal time is proportional to the size of the silicide and is usually decided by the time needed to transform the largest silicide on the wafer from the C49 phase to the C54 phase. The time used to anneal the largest silicide might be too long for the smaller silicides on the same wafer. As a result, opens might occur on the smaller silicide because of agglomeration. This also suggests that silicide open defects, which are caused by agglomeration, will become a more serious problem in sub-micron technologies due to the decreasing minimum feature size.
In summary, silicide opens are caused by agglomeration. Agglomeration is a failure mechanism and will become more severe in deep-submicron technology due to the smaller dimesions, even with well-controlled anneal time and temperature. In [Needham 98], the authors reported silicide opens as a major cause of reliability fallouts and contributing 60dpm to the chip quality level. The data from Intel also shows that the failures occur at low temperature, are marginal at room temperature, and pass at high temperature. Therefore, silicide open is a real defect and needed to be screened out during production testing. 
Resistance Temperature Coefficient (RTC)
As temperature decreases, the resistance of silicide decreases due to less lattice vibrations to scatter the free carriers [Nava 93].
We says that the resistance temperature coefficient (RTC) of the silicide is positive.
The RTC of polysilicon is negative. In polisilicon, the free carriers are likely to trap into some deep energy levels at the grain boundary. These trapped carriers form a potential barrier for other free carriers to move inside the polysilicon.. The more the trapped carriers, the higher the potential barrier. At lower temperatures, the trapped carriers have less thermal energy to escape from the traps. As a result, the potential barrier for the free carriers is higher and the equivalent resistance is larger.
Resistance
Figure 2(a) illustrates the current path in a defect-free local wire, which consists of a silicide on top of a polysilicon. Fig 2(b) shows the equivalent circuit model for the wire. Most currents flow inside the silicide becasuse of its much lower sheet resistance, R S,G . The equivalent resistance, R eq , is dominated by R S,G and the RTC of R eq is positive due to the positive RTC of R S,G.
Figure 2(c) illustrates the current path in a defective local wire, which consists of a partially open silicide on top of a polysilicon. The current will split into two paths, as depicted in Figure 2 (d). One current path still flows through the silicide, but with a resistance R S,D , which is greater than R S,G due to smaller cross-section area of silicide. The other current path originates from the silicide to the polysilicon layer, then flow back to the silicide on the other side of the opening. The resistance in the second current path, R P, include the resistance of the two silicide/polysilicon interfaces, R int1 and R int2 , and the resistance of the polysilicon, R poly:
(1) and the equivalent resistance R eq is: (2) R eq is the sum of R poly , R int1 and R int2 . The RTC of R poly is negative, as described in the beginning of this section. R int1 and R int2 represent the resistance of the two Schottky barriers at the interfaces between the polysilicon and the silicide. Accroding to [Kamin 88] , the RTC of the Schottky junctions is also negative. As a result, the RTC of R p is negative.
Accroding to Eq(2), the equivalent resistance of a defective local wire, R eq, is dominated by R p . Therefore, the RTC of the equivalence resistance, R eq , is also negative.
Silicide Is Ip
Is >> Ip 
Low Temperature Screening
Because of its negative RTC, the resistance of a defective local interconnect increases at low temperature. The increase in resistance causes increased delay. At the same time, every path delay in the circuit is assumed smaller due to the increase of transistor driving capability. 
Experiment
An experiment was carried out at Intel to evaluate the effectiveness of low temperature screening techniques. The circuit-under-test (CUT) is a microprocessor. The nominal operating voltage for the CUT is 1.6V and the nominal operating frequency is 333 MHz.
minVcc Test
Two performance parameters are commonly used to decide if there is any delay fault inside a CUT: maximum operation frequency (Fmax) and minimum operation supply voltage (minVcc). Fmax is the maximum clock frequency at which the CUT can function correctly at some specified supply voltage. Fmax testing is basically Shmoo testing, in which the Fmax value corresponding to various supply voltages are recorded. In reality, the ability to implement Fmax testing is limited by the power and the speed the tester can provide. As circuits speed increases, it will be very expensive to implement Fmax testing.
The speed of a circuit is dependent on the supply voltage [Wagner 85]. At a supply voltage lower than the nominal value, the circuits' switching speed will be lower than that at the nominal supply voltage. When the supply voltage is too low, the circuit will stop functioning at all. The maximum supply voltage at which the CUT fails completely is called minVcc [Ager 82 ]. Although it is only an indirect indication of the chip speed, it is more costeffective than Fmax testing due to the lower power and lower speed required from the tester. Figure 3 shows the experiment flow. After manufacturing, all CUTs were tested at wafer levels at 0 o C. We then carried out two minVcc tests at 0 o C on randomly selected CUTs that passed wafer tests. The first minVcc test was carried out at the frequency of 333 MHz, while the second minVcc test was carried out at 100MHz. The selection of CUTs for the two minVcc tests are independent As a result, some CUTs were tested at both frequencies, some CUTS were tested at one frequency, and some CUTs were never tested. The results from the two minVcc tests are not used to reject any CUT.
Experimental Flow
All The wafers that contain these 53 cold rejects are identified and the minVcc test results of these wafers were extracted to decide the effectiveness of low temperature test at wafer level. Figure 4 shows the breakdown of the 53 cold rejects. During the minVcc tests, 24 cold rejects were tested at 333 MHz, 13 were tested at 100 MHz, and 9 were tested at both frequencies. Figure 5 shows the minVcc distribution of 16 CUTs on wafer #702. All 16 CUTs were tested at both 100 MHz and 333 MHz at 0 o C. One of the 16 CUTs is a cold reject. The solid mark corresponds to the cold reject, while the hollow marks correspond to the 15 good CUTs.
Results
Test Frequency
The result shows that 333 MHz test is more effective in separating the cold reject from the good CUTs. The distribution of the 333 MHz test data has a wider spread and the only cold reject is at the end of the distribution. The difference of the minVcc value between the cold reject and the nearest good CUT is about 0.1V. On the other hand, the distribution of the 100 MHz test data is very narrow and the cold reject is mixed with the 15 good CUTs. In Figure 4 , there are 9 cold rejects which were tested at both 100MHz and 333 MHz at 0 o C. These 9 cold rejects are from 8 different wafers in different lots. Table 2 compares the effectiveness of the 100MHz test and the 333 MHz test. All 9 cold rejects were detected by the 333 MHz test, while only 7 were detected by the 100 MHz test.
At 333 MHz test, the slack for each path in the CUT is less than that at 100 MHz test. Therefore, the increased delay cause by delay defect is more significant. As a result, the 333 MHz test is more effective to detect delay defects than the 100 MHz test. For the rest of this paper, we will use the 333 MHz test data to demonstrate the effectiveness of the low temperature testing. Figure 6 shows the distribution of 333 MHz minVcc values of wafer #699. There are 14 good CUTs and 1 cold reject on this wafer. The minVcc values of all 15 CUTs are sorted in increasing order. The hollow marks correspond to the minVcc values of good CUTs, while the solid mark corresponds to the minVcc value of the cold reject.
Effectiveness
At the same supply voltage, the cold reject operates at a slower speed than the good CUTs due to the increased delay caused by cold delay defects. To operate at 333 MHz, the cold reject needs higher supply voltage. As a result, its minVcc value is higher than that of a good CUT. In Figure 6 , the minVcc value of the cold reject is 1.66V, while the minVcc vlaues of good CUTs are all less than 1.4V. The minVcc distribution clearly shows that there is a gap of minVcc values between the cold reject and the good CUTs. In Figure 6 , the gap is about 0.25V, which is significant with respect to the normal supply voltage of 1.6V. This indicates that the cold reject can be separated from the good CUTs by properly setting a threshold of minVcc value in the gap.
The minVcc distributions of the other wafers are very similar to wafer #699. However, the gap between cold reject and good CUTs varies from wafer to wafer due to precess variations and variations in defect size. Even so, the minimum gap size is about 0.1V for all the wafers. Figure 7 shows the minVcc distribution of wafer #499, which has the minimum gap of 0.1V of all wafers. The minimum minVcc value of the cold rejects is about 1.5V and the maximum minVcc value of the good CUTs is 1.4V. 
Conclusions
Polysilicon is used as the material for local interconnects. In deep sub-micron processes, silicide is formed on top of the polysilicon to reduce the resistance of a local interconnect. A silicide open can occur at a local interconnect due to excess anneal during manufacturing. A silicide open causes a delay fault by increasing the time for a signal to travel across it.
The equivalent resistance of a defective and a defectfree local interconnect are analyzed. A defective local interconnect has negative RTC, .i.e. its resistance increases at lower temperature. A circuit with defective local interconnect operates slower at low temperature. On the other hand, a defect-free local interconnect has positive RTC,.i.e. its resistance decreases at lower temperature. A defect-free circuit operates faster at low temperature.
We propose to carry out low temperature testing at wafer level to screen out silicide open defects, in order to reduce test escapes during production testing. An experiment was carried out to evaluate the effectiveness of low temperature testing techniques. Fifty-three CUTs which passed all tests at 25 o C and 100 o , failed tests at 0 o C. Their minVcc data shows that all fifty-three CUTs operate much slower than expected at 0 o C. Their minVcc values differ from the minVcc values of good CUTs by at least 0.1V. We conclude that all fifty-three CUTs can be screened out by carrying out the minVcc tests at 0 o C. Traditionally, burn-in has been used to accelerate silicide open defects. However, burn-in can only make the silicide completely open by electromigration and the resistance of the open defect will be approximately equal to that of the polysilicon underneath. The resistance might still not large enough to be detected. Low temperature testing can further increase the defect resistance such that it can be detected. It should be used as a cost-effective complement to burn-in to reduce the defect level of a product.
